Skip to content

@riscv RISC-V

Change the repository type filter

All

    Repositories list

    58 repositories

    • riscv-smmtt

      Public
      This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant security use cases e.g. confidential-computing, trusted platform services, fault isolation and so on.
      access-controltrusted-computingtrusted-execution-environmentconfidential-computingsmmttsupervisor-domainsap-tee
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •15•35•2•4•Updated Oct 28, 2024Oct 28, 2024

    • riscv-docs-base-container-image

      Public
      A base container image populated with the dependencies to build the RISC-V Documentation.
      Apache License 2.0
      •7•9•0•3•Updated Oct 28, 2024Oct 28, 2024

    • riscv-opcodes

      Public
      RISC-V Opcodes
      Python
      •
      BSD 3-Clause "New" or "Revised" License
      •300•690•23•28•Updated Oct 27, 2024Oct 27, 2024

    • meta-riscv

      Public
      OpenEmbedded/Yocto layer for RISC-V Architecture
      riscvyocto-layeryoctoopenembeddedyocto-metaopenembedded-layerrisc-v
      BitBake
      •
      Other
      •139•364•17•0•Updated Oct 25, 2024Oct 25, 2024

    • riscv-performance-events

      Public
      RISC-V Performance Events Specification
      Python
      •
      Creative Commons Attribution 4.0 International
      •2•4•5•0•Updated Oct 25, 2024Oct 25, 2024

    • sail-riscv

      Public
      Sail RISC-V model
      Coq
      •
      Other
      •164•451•92•66•Updated Oct 25, 2024Oct 25, 2024

    • riscv-control-transfer-records

      Public
      This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •4•17•0•0•Updated Oct 24, 2024Oct 24, 2024

    • riscv-cheri

      Public
      This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
      memory-safetycapabilitiescompartmentalization
      Python
      •
      Creative Commons Attribution 4.0 International
      •29•50•36•7•Updated Oct 23, 2024Oct 23, 2024

    • riscv-isa-manual

      Public
      RISC-V Instruction Set Manual
      TeX
      •
      Creative Commons Attribution 4.0 International
      •639•3.7k•190•16•Updated Oct 22, 2024Oct 22, 2024

    • learn

      Public
      Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
      62•531•0•2•Updated Oct 19, 2024Oct 19, 2024

    • riscv-profiles

      Public
      RISC-V Architecture Profiles
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •31•111•10•1•Updated Oct 18, 2024Oct 18, 2024

    • riscv-j-extension

      Public
      Working Draft of the RISC-V J Extension Specification
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •17•167•5•3•Updated Oct 16, 2024Oct 16, 2024

    • configuration-structure

      Public
      RISC-V Configuration Structure
      Python
      •
      Creative Commons Attribution 4.0 International
      •16•36•14•5•Updated Oct 15, 2024Oct 15, 2024

    • riscv-memory-tagging

      Public
      Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •1•5•1•1•Updated Oct 11, 2024Oct 11, 2024

    • riscv-fast-interrupt

      Public
      Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •49•244•36•2•Updated Oct 3, 2024Oct 3, 2024

    • riscv-zalasr

      Public
      The ISA specification for the Zalasr extension.
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •1•1•3•0•Updated Oct 2, 2024Oct 2, 2024

    • docs-resources

      Public
      Creative Commons Attribution 4.0 International
      •14•24•3•1•Updated Oct 1, 2024Oct 1, 2024

    • integrated-matrix-extension

      Public
      RISC-V Integrated Matrix Development Repository
      TeX
      •
      Creative Commons Attribution 4.0 International
      •639•1•0•0•Updated Sep 30, 2024Sep 30, 2024

    • docs-dev-guide

      Public
      Documentation developer guide
      TeX
      •
      Creative Commons Attribution 4.0 International
      •30•86•2•0•Updated Sep 30, 2024Sep 30, 2024

    • self-hosted-trace

      Public
      RISC-V Self-hosted Trace Development Repositoty
      TeX
      •
      Creative Commons Attribution 4.0 International
      •639•0•0•0•Updated Sep 27, 2024Sep 27, 2024

    • ft-trigger-delegation

      Public
      Trigger Delegation Fast-Track Specification
      TeX
      •
      Creative Commons Attribution 4.0 International
      •639•0•0•1•Updated Sep 26, 2024Sep 26, 2024

    • riscv-zilsd

      Public
      Zilsd (Load/Store Pair for RV32) Fast-Track Extension
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •2•7•5•0•Updated Sep 18, 2024Sep 18, 2024

    • riscv-debug-spec

      Public
      Working Draft of the RISC-V Debug Specification Standard
      Python
      •
      Other
      •92•456•52•5•Updated Sep 12, 2024Sep 12, 2024

    • riscv-spmp

      Public
      The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by an hart, address matching, encoding of permissions, exceptions for access violation, and support for virtualization.
      TeX
      •
      Creative Commons Attribution 4.0 International
      •7•11•2•0•Updated Sep 10, 2024Sep 10, 2024

    • riscv-glossary

      Public
      Makefile
      •5•5•10•1•Updated Sep 5, 2024Sep 5, 2024

    • riscv-aia

      Public
      Creative Commons Attribution 4.0 International
      •19•78•26•4•Updated Aug 29, 2024Aug 29, 2024

    • riscv-double-trap

      Public
      RISC-V Double Trap Fast-Track Extension
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •3•12•0•0•Updated Aug 23, 2024Aug 23, 2024

    • docs-spec-template

      Public template
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •19•18•1•1•Updated Aug 15, 2024Aug 15, 2024

    • composable-custom-extensions

      Public
      This task group will propose ISA extension(s) and non-ISA hardware and software interop interfaces to enable routine reuse and composition of a subcategory of custom extensions called composable extensions.
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •0•1•1•0•Updated Jul 19, 2024Jul 19, 2024

    • riscv-dot-product

      Public
      Dot-Product Extension
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •2•2•1•1•Updated Jul 16, 2024Jul 16, 2024